

双通道ESD保护二极管阵列

UM5062 *QFN3 1.4×1.1*

描述

UM5062 ESD保护二极管设计用于取代手机、笔记本电脑和PDA等便携式应用中的MLV。与MLV相比,该器件内置可传导高瞬态电流的大截面积结,具有板级保护的理想电气特性,包括快速响应时间、较低的工作电压、较低的钳位电压和无器件劣化。

UM5062 ESD 保护二极管可保护敏感的半导体元件免受静电放电 (ESD) 和其他瞬态电压事件的损害或破坏。UM5062 采用 QFN3 1.4mm×1.1mm 封装,工作电压为5V。

在阵列不实用的应用中,设计人员可使用该器件灵活地保护一条或两条单向线路。此外,在电路板空间有限的应用中,该器件可采用分散布置的布局方案。该器件可满足IEC 61000-4-2标准的静电抗扰度要求: ±15kV 空气间隙放电和 ±8kV 接触放电。

应用


- 手机听筒和配件
- PDA
- 笔记本电脑、台式机和服务器
- 便携式设备
- 无线电话
- 数码相机
- 外围设备
- MP3 播放器

特性

- 数据线和电源线瞬态保护,符合 IEC 61000-4-2标准: ±15kV(空气间隙放电), ±8kV(接触放电)
- 用于便携式电子设备的小型封装
- ESD保护应用中MLV的合适替代品
- 保护一条或两条I/O线路
- 低钳位电压
- 反向工作电压: 5V
- 低漏电流
- 采用固态硅雪崩技术

引脚配置

顶部视图





Ordering Information


Part Number	Working Voltage	Packaging Type	Channel	Marking Code	Shipping Qty
UM5062	5.0V	QFN3 1.4×1.1	2	AD	3000pcs/7 Inch Tape & Reel

Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Peak Pulse Power (t _P =8/20μs)	P_{PK}	140	Watts
Maximum Peak Pulse Current (t _P =8/20μs)	I_{PP}	11	Amps
Lead Soldering Temperature	$T_{ m L}$	260 (10 sec.)	$\mathcal C$
Operating Temperature	T_{J}	-55 to +125	$\mathcal C$
Storage Temperature	T_{STG}	-55 to +150	$\mathcal C$

Symbol Definition

Parameter	Symbol
Maximum Reverse Peak Pulse Current	I_{PP}
Clamping Voltage @ I _{PP}	V _C
Working Peak Reverse Voltage	$V_{ m RWM}$
Maximum Reverse Leakage Current @ V _{RWM}	I_R
Breakdown Voltage @ I _T	$V_{ ext{BR}}$
Test Current	I_{t}
Forward Current	I_{F}
Forward Voltage @ I _F	V_{F}
Peak Power Dissipation	P_{PK}
Max. Capacitance @ V _R =0V, f=1MHz	С






Electrical Characteristics

(T=25 ℃, Device for 5.0V Reverse Stand-off Voltage)


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Stand-Off Voltage	V_{RWM}				5	V
Reverse Breakdown Voltage	V_{BR}	I _T =1mA	6	6.8	7.2	V
Reverse Leakage Current	I_R	$V_{RWM}=5V$, $T=25$ °C			0.1	μΑ
Clampina Valtaga	V _C	$I_{PP}=5A, t_P=8/20 \mu s$			9.1	v
Clamping Voltage		$I_{PP}=11A, t_P=8/20 \mu s$			13	V
Forward Voltage	V_{F}	I _F =10mA		0.8		V
Junction Capacitance	C_{J}	V _R =0V, f=1MHz		40	55	pF
Junction Capacitance	C_{J}	$V_R=2.5V$, $f=1MHz$		30	40	pF

Typical Operating Characteristics


Non-Repetitive Peak Pulse Power vs. Pulse Time




Forward Voltage vs. Forward Current



Clamping Voltage vs. Peak Pulse Current



Junction Capacitance vs. Reverse Voltage





Applications Information

Device Connection Options

UM5062 ESD protection diode is designed to protect one or two I/O lines. The device is unidirectional and may be used on lines where the signal polarity is above ground. The cathode band should be placed towards the line that is to be protected.

Circuit Board Layout Recommendations for Suppression of ESD

Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

- 1. Place the TVS near the input terminals or connectors to restrict transient coupling.
- 2. Minimize the path length between the TVS and the protected line.
- 3. Minimize all conductive loops including power and ground loops.
- 4. The ESD transient return path to ground should be kept as short as possible.
- 5. Never run critical signals near board edges.
- 6. Use ground planes whenever possible. For multilayer printed-circuit boards, use ground vias.
- 7. Keep parallel signal paths to a minimum.
- 8. Avoid running protection conductors in parallel with unprotected conductor.
- 9. Minimize all printed-circuit board conductive loops including power and ground loops.
- 10. Avoid using shared transient return paths to a common ground point.

Matte Tin Lead Finish


Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint.



Package Information


UM5062 QFN3 1.4×1.1

Outline Drawing



DIMENSIONS						
Symbol	MILLIMETERS			INCHES		
	Min	Тур	Max	Min	Тур	Max
A	0.47	0.50	0.53	0.019	0.020	0.021
A1	0.00	0.02	0.05	0.000	0.0008	0.002
b	0.25	0.30	0.35	0.010	0.012	0.014
D	1.35	1.40	1.475	0.053	0.055	0.058
D2	0.65	0.75	0.85	0.026	0.030	0.033
Е	1.05	1.10	1.175	0.041	0.043	0.046
E2	0.65	0.75	0.85	0.026	0.030	0.033
e	0.55TYP			0.022TYP		
L	0.225	0.275	0.325	0.009	0.011	0.013


Land Pattern



NOTES:

- 1. Compound dimension: 1.40×1.10:
- 2. Unit: mm;
- 3. General tolerance ±0.05mm unless otherwise specified;
- 4. The layout is just for reference.

Tape and Reel Orientation





GREEN COMPLIANCE

Union Semiconductor is committed to environmental excellence in all aspects of its operations including meeting or exceeding regulatory requirements with respect to the use of hazardous substances. Numerous successful programs have been implemented to reduce the use of hazardous substances and/or emissions.

All Union components are compliant with the RoHS directive, which helps to support customers in their compliance with environmental directives. For more green compliance information, please visit:

http://www.union-ic.com/index.aspx?cat_code=RoHSDeclaration

IMPORTANT NOTICE

The information in this document has been carefully reviewed and is believed to be accurate. wNonetheless, this document is subject to change without notice. Union assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible.