

4-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Application

UM3284QS QFN14 3.5×3.5

UM3284QA QFN12 1.7×2.0

UM3284UE TSSOP14

UM3284QV QFN12 1.8×1.8

1 Description

The UM3284 is 4-channel ESD-protected level translator provides the level shifting necessary to allow data transfer in a multi-voltage system. Externally applied voltages, V_{CCB} and V_{CCA} , set the logic levels on either side of the device. A low-voltage logic signal present on the V_{CCA} side of the device appears as a low-voltage logic signal on the V_{CCB} side of the device, and vice-versa. The UM3284 bidirectional level translator utilizes a transmission-gate based design to allow data translation in either direction ($V_{CCA} \leftrightarrow V_{CCB}$) on any single data line. The UM3284 accepts V_{CCA} from +1.2V to +3.6V and V_{CCB} from +1.65V to +5.5V, making it ideal for data transfer between low-voltage ASICs / PLDs and higher voltage systems.

The UM3284 enters a three-state output mode to reduce supply current when output enable (OE) is low. The OE input circuit is supplied by V_{CCA} . The UM3284 features ± 7 kV ESD protection on the V_{CCB} side for greater protection in applications that route signals externally.

The UM3284QS is available in QFN14 3.5×3.5 package. The UM3284QA is available in QFN12 1.7×2.0 package and the UM3284UE is available in TSSOP14 package.


2 Applications

- Handsets
- Smart phones
- Tablets
- Desktop PCs

3 Features

- Max Data Rates
 - 60Mbps(Push Pull)
 - 2Mbps(Open Drain)
- 1.2V to 3.6V on A port and 1.65V to 5.5V on B port ($V_{CCA} \leq V_{CCB}$)
- No Direction-Control Signal Needed
- No Power-Supply Sequencing Required
 V_{CCA} or V_{CCB} Can Be Ramped First
- Low Power Consumption
- ± 7 kV ESD Protection on B port
- Latch-Up Performance Exceeds 200mA


4 Typical Application Schematic



5 Ordering Information

Part Number	Mark Code	Package Type	Shipping Qty
UM3284QS	UM3284QS	QFN14 3.5×3.5	3000pcs/13Inch Tape & Reel
UM3284QA	APA	QFN12 1.7×2.0	3000pcs/7Inch Tape & Reel
UM3284UE	UM3284UE	TSSOP14	3000pcs/13Inch Tape & Reel
UM3284QV	GA	QFN12 1.8×1.8	3000pcs/7Inch Tape & Reel

6 Pin Configuration and Function



6 Pin Configuration and Function (continued)







<p style="text-align: center;">(Top View)</p> 	 <p>M: Month Code UM3284QA QFN12 1.7×2.0</p>
<p style="text-align: center;">(Top View)</p> 	 <p>XX: Week Code UM3284UE TSSOP14</p>
<p style="text-align: center;">(Top View)</p> 	 <p>M: Month Code UM3284QV QFN12 1.8×1.8</p>

Table 6-1. Pin Functions

Pin Name	Function
VCCA	A-Port supply voltage. $1.2V \leq V_{CCA} \leq 3.6V$ and $V_{CCA} \leq V_{CCB}$.
A1	Input/output A1. Referenced to V_{CCA} .
A2	Input/output A2. Referenced to V_{CCA} .
A3	Input/output A3. Referenced to V_{CCA} .
A4	Input/output A4. Referenced to V_{CCA} .
GND	Ground.
OE	3-state output-mode enables. Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} .
B4	Input/output B4. Referenced to V_{CCB} .
B3	Input/output B3. Referenced to V_{CCB} .
B2	Input/output B2. Referenced to V_{CCB} .
B1	Input/output B1. Referenced to V_{CCB} .
VCCB	B-Port supply voltage. $1.65V \leq V_{CCB} \leq 5.5V$.

7 Specifications

7.1 Absolute Maximum Ratings (Note 1)

Over operating free-air temperature range (unless otherwise noted).

Symbol	Parameter		Value		Unit
			Min	Max	
V_{CCA}	Supply Voltage Range		-0.5	+4.5	V
V_{CCB}	Supply Voltage Range		-0.5	+6.5	V
V_I	Input Voltage Range	A ports	-0.5	+4.5	V
		B ports	-0.5	+6.5	
V_O	Voltage Range applied to any output in the high-impedance or power-off state	A ports	-0.5	+4.5	V
		B ports	-0.5	+6.5	
V_O	Voltage Range applied to any output in the high or low state (Note 2)	A ports	-0.5	$V_{CCA}+0.5$	V
		B ports	-0.5	$V_{CCB}+0.5$	
I_{IK}	Input Clamp Current	$V_I < 0$		-50	mA
I_{OK}	Output Clamp Current	$V_O < 0$		-50	mA
I_O	Continuous Output Current		-50	+50	mA
	Continuous Current through V_{CCA} , V_{CCB} , or GND		-100	+100	
T_{OP}	Operating Temperature Range		-40	+85	°C
T_J	Junction Temperature		-40	+150	°C
T_{STG}	Storage Temperature Range		-65	+150	°C

Note 1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Note 2: The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

7.2 Recommended Operating Conditions (Note 1, 2)

Symbol	Parameter		V _{CCA}	V _{CCB}	Min	Max	Unit
V _{CCA}	Supply Voltage				1.2	3.6	V
V _{CCB}					1.65	5.5	V
V _{IH}	High Level Input Voltage	A- Port	1.2V to 1.95V	2.3V to 5.5V	V _{CCI} -0.2	V _{CCI}	V
			2.3V to 3.6V		V _{CCI} -0.4	V _{CCI}	
		B- Port	1.2V to 3.6V	2.3V to 5.5V	V _{CCI} -0.4	V _{CCI}	V
		OE			V _{CCA} ×0.65	5.5	V
V _{IL}	Low Level Input Voltage	A- Port	1.2V to 3.6V	2.3V to 5.5V	0	0.15	V
		B- Port			0	0.15	
		OE			0	V _{CCA} ×0.35	
Δt/Δv	Input Transition Rise or Fall Time	A-Port push-pull driving	1.2V to 3.6V	2.3V to 5.5V	10		ns/V
		B-Port push-pull driving			10		
		Control input			10		

Note 1: V_{CCI} is the supply voltage associated with the input port.

Note 2: V_{CCA} must be less than or equal to V_{CCB}, and V_{CCA} must not exceed 3.6 V.

7.3 Thermal Information

Thermal Metric	UM3284QS	UM3284QA	UM3284UE	UM3284QV	Unit
R _{θJA}	52.8	119.8	41.9	120	°C/W
R _{θJC}	27.7	42.6	32.8	42.7	

7.4 Electrical Characteristics (Note 1, 2, 3)

Over recommended operating free-air temperature range (unless otherwise noted).

Parameter	Test Conditions	V _{CCA}	V _{CCB}	T _A =25°C		-40°C to 85°C		Unit
				Typ	Max	Min	Max	
V _{OHA}	I _{OH} =-20μA V _{IB} ≥V _{CCB} -0.4V	1.2V	1.65V to 5.5V	V _{CCi} ×0.67				V
V _{OLA}	I _{OL} =135μA, V _{IB} ≤0.15V	1.2V	1.65V to 5.5V	0.25				V
	I _{OL} =180μA, V _{IB} ≤0.15V	1.4V	1.65V to 5.5V				0.4	
	I _{OL} =220μA, V _{IB} ≤0.15V	1.65V	1.65V to 5.5V				0.4	
	I _{OL} =300μA, V _{IB} ≤0.15V	2.3V	1.65V to 5.5V				0.4	
	I _{OL} =400μA, V _{IB} ≤0.15V	3V	1.65V to 5.5V				0.55	
V _{OHB}	I _{OH} =-20μA V _{IA} ≥V _{CCA} -0.2V	1.2V	1.65V to 5.5V	V _{CCB} ×0.67				V
V _{OLB}	I _{OL} =220μA, V _{IA} ≤0.15V	1.2V to 3.6V	1.65				0.4	V
	I _{OL} =300μA, V _{IA} ≤0.15V	1.2V to 3.6V	2.3				0.4	
	I _{OL} =400μA, V _{IA} ≤0.15V	1.2V to 3.6V	3				0.55	
	I _{OL} =620μA, V _{IA} ≤0.15V	1.2V to 3.6V	4.5				0.55	
I _I	OE	V _I =V _{CCI} or GND	1.2V	1.65V to 5.5V		±1	±2	μA
I _{OZ}	A or B Port	OE=V _{IL}	1.2V	1.65V to 5.5V		±1	±2	μA
I _{CCA}	V _I =V _O =open, I _O =0	1.2V	1.65V to 5.5V	1.5			±2	μA
		1.5V to 3.6V	2.3V to 5.5V				2	
		3.6V	0V				2	
		0V	5.5V				-1	
I _{CCB}	V _I =V _O =open, I _O =0	1.2V	1.65V to 5.5V	1.5				μA
		1.5V to 3.6V	2.3V to 5.5V				6	
		3.6V	0V				-1	
		0V	5.5V				1.2	
I _{CCA} + I _{CCB}	V _I =V _{CCI} or GND I _O =0	1.2V	2.3V to 5.5V	3				μA
		1.5V to 3.6V	2.3V to 5.5V				8	
I _{CCZA}	V _I =V _O =open, I _O =0, OE=GND	1.2V	1.65V to 5.5V	0.05				μA
I _{CCZB}	V _I =V _O =open, I _O =0, OE=GND	1.2V	1.65V to 5.5V	4				μA
C _I	OE	3.3V	3.3V	4.5			5.5	pF
C _{IO}	A Port	3.3V	3.3V	6			7	pF
	B Port			5.5			6	

Note 1: V_{CCI} is the supply voltage associated with the input port.

Note 2: V_{CCO} is the supply voltage associated with the output port.

Note 3: V_{CCA} must be less than or equal to V_{CCB}, and V_{CCA} must not exceed 3.6 V.

7.5 Timing Requirements

Over recommended operating free-air temperature range, V_{CCA}= 1.2V (unless otherwise noted).

			V _{CCB} (V)				Unit
			1.8(TYP)	2.5(TYP)	3.3(TYP)	5(TYP)	
Data Rate	Push-pull		20	20	20	20	Mbps
	Open-drain		2	2	2	2	
t _w Pulse duration	Push-pull	Data inputs	50	50	50	50	ns
	Open-drain		500	500	500	500	

7.5 Timing Requirements (continued)

Over recommended operating free-air temperature range, $V_{CCA} = 1.5V \pm 0.1V$ (unless otherwise noted).

			$V_{CCB}=1.8V \pm 0.15V$		$V_{CCB}=2.5V \pm 0.2V$		$V_{CCB}=3.3V \pm 0.3V$		$V_{CCB}=5V \pm 0.5V$		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Data Rate	Push-pull		40		60		60		50		Mbps
	Open-drain		2		2		2		2		
t_w Pulse duration	Push-pull	Data inputs	25		16.7		16.7		20		ns
	Open-drain		500		500		500		500		

7.5 Timing Requirements (continued)

Over recommended operating free-air temperature range, $V_{CCA} = 1.8V \pm 0.15V$ (unless otherwise noted).

			$V_{CCB}=1.8V \pm 0.15V$		$V_{CCB}=2.5V \pm 0.2V$		$V_{CCB}=3.3V \pm 0.3V$		$V_{CCB}=5V \pm 0.5V$		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Data Rate	Push-pull		40		60		60		60		Mbps
	Open-drain		2		2		2		2		
t_w Pulse duration	Push-pull	Data inputs	25		16.7		16.7		16.7		ns
	Open-drain		500		500		500		500		

7.5 Timing Requirements (continued)

Over recommended operating free-air temperature range, $V_{CCA} = 2.5V \pm 0.2V$ (unless otherwise noted).

			$V_{CCB}=2.5V \pm 0.2V$		$V_{CCB}=3.3V \pm 0.3V$		$V_{CCB}=5V \pm 0.5V$		Unit
			Min	Max	Min	Max	Min	Max	
Data Rate	Push-pull		60		60		60		Mbps
	Open-drain		2		2		2		
t_w Pulse duration	Push-pull	Data inputs	16.7		16.7		16.7		ns
	Open-drain		500		500		500		

7.5 Timing Requirements (continued)

Over recommended operating free-air temperature range, $V_{CCA} = 3.3V \pm 0.3V$ (unless otherwise noted).

			$V_{CCB}=3.3V \pm 0.3V$		$V_{CCB}=5V \pm 0.5V$		Unit
			Min	Max	Min	Max	
Data Rate	Push-pull		60		60		Mbps
	Open-drain		2		2		
t_w Pulse duration	Push-pull	Data inputs	16.7		16.7		ns
	Open-drain		500		500		

7.6 Switching Characteristics

Over recommended operating free-air temperature range, $V_{CCA} = 1.2V$ (unless otherwise noted).

Parameter	Test Conditions		$V_{CCB}=1.8V$ $\pm 0.15V$	$V_{CCB}=2.5V$ $\pm 0.2V$	$V_{CCB}=3.3V$ $\pm 0.3V$	$V_{CCB}=5V$ $\pm 0.5V$	Unit
			TYP	TYP	TYP	TYP	
t_{PHL}	A-B	Push-pull	9	5.9	5.7	5.5	ns
		Open-drain	15	11.1	11	11.1	
t_{PLH}	A-B	Push-pull	8	5.5	5	5	
		Open-drain	800	700	600	500	
t_{PHL}	B-A	Push-pull	6.4	6	5.8	5.6	ns
		Open-drain	11	8.8	7.6	5.9	
t_{PLH}	B-A	Push-pull	5.6	4.1	3.6	3.2	
		Open-drain	720	600	500	380	
t_{EN}	OE-A OE-B	Push-pull	200	200	200	200	ns
t_{DIS}	OE-A OE-B	Push-pull	150	150	150	150	ns
t_{RA}	A port rise time	Push-pull	7.9	9	8	10	ns
		Open-drain	480	420	380	230	
t_{RB}	B port rise time	Push-pull	11	4	1.8	1.5	ns
		Open-drain	470	350	240	200	
t_{FA}	A port fall time	Push-pull	7	4.8	4.3	3.8	ns
		Open-drain	3.5	3.1	2.8	2.1	
t_{FB}	B port fall time	Push-pull	4.6	2.8	2.2	1.9	ns
		Open-drain	7	2.7	2.2	1.9	
$t_{SK(O)}$	Channel- to-Chann el	Push-pull	1	1	1	1	ns
Max data rate	A or B	Push-pull	20	20	20	20	Mbps
		Open-drain	2	2	2	2	

7.6 Switching Characteristics (continued)

Over recommended operating free-air temperature range, $V_{CCA} = 1.5V \pm 0.1V$ (unless otherwise noted).

Parameter	Test Conditions		$V_{CCB}=1.8V \pm 0.15V$		$V_{CCB}=2.5V \pm 0.2V$		$V_{CCB}=3.3V \pm 0.3V$		$V_{CCB}=5V \pm 0.5V$		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{PHL}	A-B	Push-pull	12		10		9		9		ns
		Open-drain	4	21	3.6	20	3.5	19.5	3.5	19.5	
t_{PLH}	A-B	Push-pull	12		10		9.8		9.7		ns
		Open-drain	182	720	143	554	114	473	81	384	
t_{PHL}	B-A	Push-pull	12.7		11.1		11		12		ns
		Open-drain	3.4	20	3.1	14.5	2.8	11	2.5	7.5	
t_{PLH}	B-A	Push-pull	11		7		6.5		5.5		ns
		Open-drain	186	745	147	603	118	519	84	407	
t_{EN}	OE-A OE-B	Push-pull	200		200		200		200		ns
t_{DIS}	OE-A OE-B	Push-pull	150		150		150		150		ns
t_{RA}	A port rise time	Push-pull	3.5	13.1	3	9.8	3.1	9	3.2	8.3	ns
		Open-drain	147	982	115	716	92	592	66	481	
t_{RB}	B port rise time	Push-pull	2.9	11.4	1.9	9.1	0.9	4.7	0.7	2.6	ns
		Open-drain	135	1020	91	756	58	653	20	370	
t_{FA}	A port fall time	Push-pull	2.3	9.9	1.7	7.7	1.6	6.8	1.7	6	ns
		Open-drain	2.4	10	2.1	7.9	1.7	7	1.5	6.2	
t_{FB}	B port fall time	Push-pull	2	8.7	1.3	7	0.9	4.5	0.8	3.1	ns
		Open-drain	1.2	11.5	1.3	8.6	1	9.6	0.5	7.7	
$t_{SK(O)}$	Channel- to-Chann el	Push-pull	1		1		1.1		1		ns
Max data rate	A or B	Push-pull	40		60		60		50		Mbps
		Open-drain	2		2		2		2		

7.6 Switching Characteristics (continued)

Over recommended operating free-air temperature range, $V_{CCA} = 1.8V \pm 0.15V$ (unless otherwise noted)

Parameter	Test Conditions		$V_{CCB}=1.8V \pm 0.15V$		$V_{CCB}=2.5V \pm 0.2V$		$V_{CCB}=3.3V \pm 0.3V$		$V_{CCB}=5V \pm 0.5V$		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{PHL}	A-B	Push-pull	8.2		7.5		6.5		6.2		ns
		Open-drain	3.6	18	3.2	17	3.1	16	3.1	16	
t_{PLH}	A-B	Push-pull	9		7		6.5		6.3		ns
		Open-drain	194	729	155	584	126	466	90	346	
t_{PHL}	B-A	Push-pull	9.8		8		7.4		7		ns
		Open-drain	3.4	17.5	2.8	12.5	2.5	7.6	2.1	6.5	
t_{PLH}	B-A	Push-pull	10.2		7		5.8		5		ns
		Open-drain	197	733	159	578	129	459	93	323	
t_{EN}	OE-A OE-B	Push-pull	200		200		200		200		ns
t_{DIS}	OE-A OE-B	Push-pull	150		150		150		150		ns
t_{RA}	A port rise time	Push-pull	3.1	11.9	2.6	8.6	2.7	7.8	2.8	7.2	ns
		Open-drain	155	996	124	691	100	508	72	350	
t_{RB}	B port rise time	Push-pull	2.8	10.5	1.7	7.2	1.2	5.2	0.7	2.7	ns
		Open-drain	132	1001	106	677	73	546	32	323	
t_{FA}	A port fall time	Push-pull	2.1	8.8	1.6	6.6	1.4	5.7	1.4	4.9	ns
		Open-drain	2.2	9	1.7	6.7	1.4	5.8	1.5	5.2	
t_{FB}	B port fall time	Push-pull	2	8.3	1.3	5.4	0.9	3.9	0.7	3	ns
		Open-drain	0.8	10.5	0.7	10.7	1	9.6	0.6	7.8	
$t_{SK(O)}$	Channel- to-Chann el	Push-pull	1		1		1.1		1		ns
Max data rate	A or B	Push-pull	40		60		60		60		Mbps
		Open-drain	2		2		2		2		

7.6 Switching Characteristics (continued)

Over recommended operating free-air temperature range, $V_{CCA} = 2.5V \pm 0.2V$ (unless otherwise noted)


Parameter	Test Conditions		$V_{CCB}=2.5V \pm 0.2V$		$V_{CCB}=3.3V \pm 0.3V$		$V_{CCB}=5V \pm 0.5V$		Unit
			Min	Max	Min	Max	Min	Max	
t_{PHL}	A-B	Push-pull	5		4.6		4.1		ns
		Open-drain	2.4	13.6	2.3	13.5	2.2	13	
t_{PLH}	A-B	Push-pull	5.2		4.3		3.9		ns
		Open-drain	149	592	125	550	93	400	
t_{PHL}	B-A	Push-pull	5.4		4.7		4.2		ns
		Open-drain	2.5	10	2.2	9	1.8	6.5	
t_{PLH}	B-A	Push-pull	5.9		4.4		3.5		ns
		Open-drain	150	595	126	481	94	345	
t_{EN}	OE-A OE-B	Push-pull	200		200		200		ns
t_{DIS}	OE-A OE-B	Push-pull	150		150		150		ns
t_{RA}	A port rise time	Push-pull	2	7.3	2.1	6.4	2.2	5.8	ns
		Open-drain	110	692	93	529	68	369	
t_{RB}	B port rise time	Push-pull	1.8	6.5	1.3	5.1	0.7	3.4	ns
		Open-drain	107	693	79	483	41	304	
t_{FA}	A port fall time	Push-pull	1.5	5.7	1.2	4.7	1.3	3.8	ns
		Open-drain	1.5	5.6	1.2	4.7	1.1	4	
t_{FB}	B port fall time	Push-pull	1.4	5.4	0.9	4.1	0.7	3	ns
		Open-drain	0.4	14.2	0.5	19.4	0.4	3	
$t_{SK(O)}$	Channel-to-Channel	Push-pull	1		1.2		1		ns
Max data rate	A or B	Push-pull	60		60		60		Mbps
		Open-drain	2		2		2		

7.6 Switching Characteristics (continued)

Over recommended operating free-air temperature range, $V_{CCA} = 3.3V \pm 0.3V$ (unless otherwise noted)

Parameter	Test Conditions		$V_{CCB}=3.3V \pm 0.3V$		$V_{CCB}=5V \pm 0.5V$		Unit
			Min	Max	Min	Max	
t_{PHL}	A-B	Push-pull		3.8		3.5	ns
		Open-drain	2	8.4	1.9	8.2	
t_{PLH}	A-B	Push-pull		3.9		3.5	ns
		Open-drain	111	500	87	360	
t_{PHL}	B-A	Push-pull		4.2		3.8	ns
		Open-drain	2.1	6	1.7	5	
t_{PLH}	B-A	Push-pull		3.8		3.3	ns
		Open-drain	112	449	86	370	
t_{EN}	OE-A OE-B	Push-pull		200		200	ns
t_{DIS}	OE-A OE-B	Push-pull		150		150	ns
t_{RA}	A port rise time	Push-pull	1.8	5.7	1.9	5	ns
		Open-drain	75	446	57	337	
t_{RB}	B port rise time	Push-pull	1.5	5	1	3.6	ns
		Open-drain	72	427	40	290	
t_{FA}	A port fall time	Push-pull	1.2	4.5	1.1	3.5	ns
		Open-drain	1.1	4.4	1	3.7	
t_{FB}	B port fall time	Push-pull	1.1	4.2	0.8	3.1	ns
		Open-drain	1	4.2	0.8	3.1	
$t_{SK(O)}$	Channel-to-Channe 1	Push-pull		1		1	ns
Max data rate	A or B	Push-pull	60		60		Mbps
		Open-drain	2		2		

8 Parameter Measurement Information



- A. C_L includes probe and jig capacitances.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{MHz}$, $Z_0 = 50\Omega$, $dv/dt \geq 1\text{V/ns}$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. T_{PLZ} and T_{PHZ} are the same as t_{dis} .
- F. T_{PZL} and T_{PZH} are the same as t_{en} .
- G. V_{CCI} is the V_{CC} associated with the input port.
- H. V_{CCO} is the V_{CC} associated with the output port.
- I. All parameters and waveforms are not applicable to all devices.

Figure 8-1. Load Circuits and Voltage Waveforms

9 Detailed Description

9.1 Overview

The UM3284 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A-port accepts I/O voltages ranging from 1.2 V to 3.6 V. The B-port accepts I/O voltages from 1.65 V to 5.5 V. The device uses pass gate architecture with edge rate accelerators (one shots) to improve the overall data rate. The pull-up resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications, the device can also translate push-pull CMOS logic outputs.

9.2 Functional Block Diagram

Each A-port I/O has a pull-up resistor (R_{PUA}) to V_{CCA} and each B-port I/O has a pull-up resistor (R_{PUB}) to V_{CCB} . R_{PUA} and R_{PUB} have a value of $40k\Omega$ when the output is driving low. R_{PUA} and R_{PUB} have a value of $4k\Omega$ when the output is driving high. R_{PUA} and R_{PUB} are disabled when $OE = Low$.




Figure 9-1. Block Diagram of UM3284 I/O Cell

9.3 Architecture

Figure 9-2 describes semi-buffered architecture design this application requires for both push-pull and open-drain mode. This application uses edge-rate accelerator circuitry (for both the high-to-low and low-to-high edges), a high-on-resistance N-channel pass-gate transistor (on the order of 300 Ω to 500 Ω) and pull-up resistors (to provide DC-bias and drive capabilities) to meet these requirements. This design needs no direction-control signal (to control the direction of data flow from A to B or from B to A). The resulting implementation supports both low-speed open-drain operation as well as high-speed push-pull operation.




Figure 9-2. Architecture of UM3284 I/O Cell

When transmitting data from A-ports to B-ports, during a rising edge the one-shot circuit (OS3) turns on the PMOS transistor (P2) for a short-duration which reduces the low-to-high transition time. Similarly, during a falling edge, when transmitting data from A to B, the one-shot circuit (OS4) turns on the N-channel MOSFET transistor (N2) for a short-duration which speeds up the high-to-low transition. The B-port edge-rate accelerator consists of one-shot circuits OS3 and OS4, transistors P2 and N2 and serves to rapidly force the B port high or low when a corresponding transition is detected on the A port.

When transmitting data from B- to A-ports, during a rising edge the one-shot circuit (OS1) turns on the PMOS transistor (P1) for a short-duration which reduces the low-to-high transition time. Similarly, during a falling edge, when transmitting data from B to A, the one-shot circuit (OS2) turns on NMOS transistor (N1) for a short-duration and this speeds up the high-to-low transition. The A-port edge-rate accelerator consists of one-shots OS1 and OS2, transistors P1 and N1 components and form the edge-rate accelerator and serves to rapidly force the A port high or low when a corresponding transition is detected on the B port.

10 Feature Description

10.1 Input Driver Requirements

The continuous DC-current sinking capability is determined by the external system-level open-drain (or push-pull) drivers that are interfaced to the UM3284 I/O pins. Because the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest DC-current sourcing capability of hundreds of micro-amperes, as determined by the internal pull-up resistors.

The fall time (t_{fA} , t_{fB}) of a signal depends on the edge-rate and output impedance of the external device driving UM3284 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the t_{PHL} and maximum data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50Ω .

10.2 Output Load Considerations

Union recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper one-shot triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The one-shot circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The one-shot duration has been set to best optimize trade-offs between dynamic I_{CC} , load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance of the UM3284 output. Therefore, Union recommends that this lumped-load capacitance is considered in order to avoid one-shot retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

10.3 Enable and Disable

The UM3284 has an OE pin input that is used to disable the device by setting the OE pin low, which places all I/Os in the Hi-Z state. The disable time (t_{dis}) indicates the delay between the time when the OE pin goes low and when the outputs actually get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the design must allow for the one-shot circuitry to become operational after the OE pin goes high.

10.4 Pull-up or Pull-down Resistors on I/O Lines

The UM3284 has the smart pull-up resistors dynamically change value based on whether a low or a high is being passed through the I/O line. Each A-port I/O has a pull-up resistor (R_{PUA}) to V_{CCA} and each B-port I/O has a pull-up resistor (R_{PUB}) to V_{CCB} . R_{PUA} and R_{PUB} have a value of $40k\Omega$ when the output is driving low. R_{PUA} and R_{PUB} have a value of $4k\Omega$ when the output is driving high. R_{PUA} and R_{PUB} are disabled when $OE=Low$. This feature provides lower static power consumption (when the I/Os are passing a low), and supports lower V_{OL} values for the same size pass-gate transistor, and helps improve simultaneous switching performance.

10.5 Device Functional Modes

The UM3284 device has two functional modes, enabled and disabled. To disable the device set the OE pin input low, which places all I/Os in a high impedance state. Setting the OE pin input high enables the device.

11 Application Information

11.1 Application Information

The UM3284 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A-port accepts I/O voltages ranging from 1.2 V to 3.6 V. The B-port accepts I/O voltages from 1.65 V to 5.5 V.

11.2 Typical Operating Circuit




Figure 11-1. Typical Operating Circuit


Package Information

QFN14 3.5×3.5

Outline Drawing


DIMENSIONS						
Symbol	MILLIMETERS			INCHES		
	Min	Typ	Max	Min	Typ	Max
A	0.700	-	0.850	0.028	-	0.031
A1	0.000	0.020	0.050	0.000	0.0008	0.002
A3	0.203REF			0.008REF		
D	3.424	3.500	3.576	0.135	0.138	0.141
E	3.424	3.500	3.576	0.135	0.138	0.141
D1	1.900	-	2.150	0.077	-	0.085
E1	1.900	-	2.150	0.077	-	0.085
k	0.200MIN			0.008MIN		
b	0.200	0.250	0.300	0.008	0.010	0.012
e	0.500TYP			0.020TYP		
e1	1.500TYP			0.059TYP		
L	0.324	-	0.476	0.013	-	0.019

Land Pattern


	<p>NOTES:</p> <ol style="list-style-type: none"> 1. Compound dimension: 3.50×3.50; 2. Unit: mm; 3. General tolerance ±0.05mm unless otherwise specified; 4. The layout is just for reference.
-------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

QFN12 1.7×2.0

Outline Drawing




Land Pattern




TSSOP14

Outline Drawing




Land Pattern




QFN12 1.8×1.8


Outline Drawing



Land Pattern



Packing Information



Part Number	Package Type	Carrier Width (W)	Pitch (P0)	Pitch (P1)	Reel Size (D)	PIN 1 Quadrant
UM3284QS	QFN14 3.5×3.5	12 mm	4 mm	8 mm	330 mm	Q1
UM3284QA	QFN12 1.7×2.0	8 mm	4 mm	4 mm	180 mm	Q1
UM3284UE	TSSOP14	16 mm	4 mm	8 mm	330 mm	Q1
UM3284QV	QFN12 1.8×1.8	8 mm	4 mm	4 mm	180 mm	Q1

GREEN COMPLIANCE

Union Semiconductor is committed to environmental excellence in all aspects of its operations including meeting or exceeding regulatory requirements with respect to the use of hazardous substances. Numerous successful programs have been implemented to reduce the use of hazardous substances and/or emissions.

All Union components are compliant with the RoHS directive, which helps to support customers in their compliance with environmental directives. For more green compliance information, please visit:

http://www.union-ic.com/index.aspx?cat_code=RoHSDeclaration

IMPORTANT NOTICE

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Union assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible.



Union Semiconductor, Inc

Add: Unit 606, No.570 Shengxia Road, Shanghai 201210

Tel: 021-51093966

Fax: 021-51026018

Website: www.union-ic.com